

Sub B
5 receiving a first row address in succession to receiving the first column address, the first
6 row address representing a location of the first row in the array; and
7 accessing a first memory cell of the array of memory cells, the first memory cell being
8 located at the first storage location.

1 13. The method of claim 12 further comprising:

2 receiving a second column address and page mode control information, the second column
3 address representing a column locality of a second storage location within the first
4 row in the array; and
5 accessing a second memory cell of the array of memory cells, the second memory cell being
6 located at the second storage location.

1 14. The method of claim 13 further comprising receiving a second row address in succession to
2 receiving the second column address, the second row address representing the location of
3 the first row in the array.

1 15. The method of claim 13 wherein the first column address and the first row address are both
2 included in a first packet, and the second column address and the page mode information is
3 included in a second packet.

1 16. The method of claim 12 wherein the first column address is received in a first portion of a
2 packet and the first row address is received in a second portion of the packet.

1 17. The method of claim 16 wherein the packet further includes start information representing
2 the beginning of the packet.

1 18. The method of claim 12 further comprising receiving block size information, the block size
2 information representing an amount of data to be output by the memory device.

19. The method of claim 12 wherein the first column address is received during a first clock cycle and the first row address is received during a second clock cycle.

20. The method of claim 19 wherein a first portion of the first column address is received during a first bus cycle and a second portion of the first column address is received during a second bus cycle, and wherein both the first and second bus cycles transpire during the first clock cycle.

21. The method of claim 12 further comprising receiving page mode access information.

22. The method of claim 21 wherein the page mode access information is received concurrently with the first column address.

23. The method of claim 21 wherein the page mode access information includes a code wherein:
in a first state of the code, the memory device is operable in a page mode; and
in a second state of the code, the memory device is operable in a normal mode.

24. The method of claim 21 wherein the page mode access information includes a first portion and a second portion, wherein the first portion is received concurrently with the first column address, and the second portion is received concurrently with the first row address.

25. The method of claim 24 wherein the first portion of the page mode access information and the first column address are both included in a first portion of a packet, and wherein the second portion of the page mode access information and the first row address are both included in a second portion of a packet.

26. A method of controlling a memory device, the memory device having an array of memory cells, the method comprising:
issuing a first column address to the memory device, the first column address representing a column locality of a first storage location within a first row in the array; and
issuing a first row address following the issuance of the first column address, the first row address representing a location of the first row in the array.

27. The method of claim 26 further comprising issuing a second column address and page mode control information, the second column address representing a column locality of a second storage location within the first row in the array.

28. The method of claim 27 further comprising issuing a second row address following the issuance of the second column address, the second row address representing the location of the first row in the array.

29. The method of claim 28 wherein the first column address and the first row address are both included in a first packet, and the second column address and the page mode information is included in a second packet.

30. The method of claim 26 wherein the first column address is issued in a first portion of a packet and the first row address is issued in a second portion of the packet.

31. The method of claim 30 wherein the packet further includes start information representing the beginning of the packet.

32. The method of claim 26 further comprising providing block size information, the block size information representing an amount of data to be output by the memory device.

Sub
Bl
1 33. The method of claim 32 wherein the first column address, the first row address and the
2 block size information are included in a packet.

1 34. The method of claim 33 wherein the first column address, the first row address and the
2 block size information are included in the same packet.

1 35. The method of claim 26 wherein the first column address is issued during a first clock
2 cycle, and the first row address is issued during a second clock cycle.

1 36. The method of claim 35 wherein a first portion of the first column address is issued during
2 a first bus cycle and a second portion of the first column address is issued during a second
3 bus cycle, and wherein both the first and second bus cycles transpire during the first clock
4 cycle.

009240788550
1 37. The method of claim 26 further comprising providing page mode access information.

1 38. The method of claim 37 wherein the page mode access information is provided
2 concurrently with the issuance of the first column address.

1 39. The method of claim 37 wherein the page mode access information includes a code
2 wherein:
3 in a first state of the code, the memory device operates in a page mode; and
4 in a second state of the code, the memory device operates in a normal mode.

1 40. The method of claim 37 wherein the page mode access information includes a first portion
2 and a second portion, wherein the first portion is provided concurrently with the issuance of
3 the first column address, and the second portion is provided concurrently with issuance of
4 the first row address.